BiCMOS Circuits for Analog Viterbi Decoders
نویسندگان
چکیده
Analog Viterbi decoders are finding widespread use in class-IV partial-response disk-drive applications. These analog realizations are often used because they are smaller and consume less power than their digital counterparts. However, class-IV signaling allows simplifications during Viterbi detection and thus existing analog decoders have limited applications. The purpose of this paper is to develop efficient analog circuits that can be used for general Viterbi detection. To demonstrate the feasibility of the proposed approach, the analog portions of two analog Viterbi decoders were fabricated in a 0.8m BiCMOS process. With an off-chip digital path memory, operation up to 50 Mb/s is demonstrated. However, simulations indicate that with on-chip digital path memory, speeds on the order of 300 Mb/s can be achieved. The power consumption of the proposed approach is estimated to be 15 mW/state drawn from a single 5-V power supply.
منابع مشابه
An Integrated 200-MHz 3.3-V BiCMOS Class-IV Partial-response Analog Viterbi Decoder - Solid-State Circuits, IEEE Journal of
Analog Viterbi decoders have recently been shown to be viable alternatives to their digital counterparts. In fact, a commercial analog class-IV partial-response sequence detector for magnetic read channels has already been reported. Analog decoders offer the advantages of reduced power and size primarily due to the elimination of the A/D. The analog Viterbi decoder described here is less comple...
متن کاملCell library for automatic synthesis of analog error control decoders
It has recently been observed that a number of important algorithms in error-control coding can be interpreted as operations of the sum-product algorithm on probability propagation networks which are a kind of factor graph [1] [2] [3]. Researchers have also noticed that the sum-product algorithm on probability propagation networks may be well suited for analog VLSI [4] [5]. As a result, analog ...
متن کاملLow Power High Speed Cntfet Based Differential Analog Viterbi Decoder Architecture
Differential Analog Viterbi Decoding (DAVD) for Forward-Error-Correction (FEC) is used in channel coding for digital communications. The use of analog circuits to reduce the size and power consumption of channel decoders such as Viterbi decoders has been an active area of research over the recent years. In this paper, differential analog Viterbi decoder architecture is proposed and implemented ...
متن کاملAnalog Decoding: the State of the Art
Analog soft iterative error control decoders use analog computation to decode digital information. Analog soft-information processors offer the power of iterative decoding with a very small transistor count, enabling fully parallel decoding at low cost. They can be implemented in several technologies: BiCMOS and SiGe analog decoders are suitable for high-speed applications beyond 10 Gbit per se...
متن کاملAnalog Decoding and Beyond
In 1998, Hagenauer [6, 7] and Loeliger et al. [9] independently proposed to decode error correcting codes by analog electronic networks. In contrast to previous work on analog Viterbi decoders (e.g. Shakiba et al. [15] and several others before, see [10]), the work both by Hagenauer and by Loeliger et al. was inspired by “turbo”-style decoding of codes described by graphs [5, 16, 17]. Large gai...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998